Author Topic: Gate array decapped!  (Read 18294 times)

0 Members and 1 Guest are viewing this topic.

Offline gerald

  • Supporter
  • 6128 Plus
  • *
  • Posts: 1.202
  • Liked: 854
Re: Gate array decapped!
« Reply #120 on: 10:38, 07 May 16 »
Is really useful to send CRTC for decaping?
They are not CPC special circuits.
Not CPC specific, but different behaviour of different version when used on CPC.
Could still be interesting to have all type reverse engineered at some point.

Offline TotO

  • 6128 Plus
  • ******
  • Posts: 2.950
  • Country: fr
    • ?area=showdonations;u=4
    • Cent Pour Cent [dot net]
  • Liked: 2045
Re: Gate array decapped!
« Reply #121 on: 14:03, 07 May 16 »
Sure, while the guy is OK to do it for all the IC sent.  :)
Unregistered from CPCwiki forum.

Online dragon

  • 6128 Plus
  • ******
  • Posts: 1.268
  • Country: es
  • Liked: 474
Re: Gate array decapped!
« Reply #122 on: 14:24, 07 May 16 »
Fortunly we live in a epoque when you can made 500 pictures at not cost.


Inagine decapped the asic in the 80 with analogue photography.


Hi man of kodak shop i need send to reveal 500 pictures of a chip lol. (A dolar apear in eyes of man).

Offline Munchausen

  • 6128 Plus
  • ******
  • Posts: 754
  • Country: gb
  • Liked: 194
Re: Gate array decapped!
« Reply #123 on: 16:38, 07 May 16 »
Thank you! I knew that the RAM and the Z80 were outside, but I was still expecting to see something like a "general" CPU inside among the other chips, stupid of me  :-\

Actually you may be right, it does have to do something like decode register -> do something, with RAM access etc too, so it may somewhat resemble a CPU.

Online dragon

  • 6128 Plus
  • ******
  • Posts: 1.268
  • Country: es
  • Liked: 474
Re: Gate array decapped!
« Reply #124 on: 21:26, 14 July 16 »
Just for curiosity any news obtaining the 40010 schematic or the other ics?

Offline robcfg

  • Supporter
  • 6128 Plus
  • *
  • Posts: 1.757
  • Country: es
  • 8-Bit Technomancer
    • index.php?action=treasury
  • Liked: 670
Re: Gate array decapped!
« Reply #125 on: 13:04, 13 September 16 »

Hi guys!


I uploaded the 40010, PreASIC and ASIC 20x pictures to Mega.


The 40010 pictures are jpg and the 40226 and 40489 are in deep zoom format as they are otherwise unmanageable.


I included the OpenSeaDragon deep zoom viewer and created convenient html files. For viewing them from your disk, I recommend FireFox as Chrome is too picky with the data origin.


40010 Metal Layer: https://mega.nz/#!hkEwxLjA!ACfSH1p6Cp7QkbkdcA3NmPPB_bIdtaSz2TQdBmCt5ss
40010 Metal Layer Removed: https://mega.nz/#!E0ljlKoK!nErCPUcuzMt8smAj_NWjx8wJmrIyL67qqdxx5Dz1eBQ
40226 and 40489 Deep Zoom Images: https://mega.nz/#!o0dE1ATL!5eHANmjOS-aTHR2tiN0hLZw0AGeLvInTIcca-IooZJQ


@Gryzor : I sent you an email a while ago, but seems to have been lost in the tides of time. Would it be possible to upload the Deep Zoom Images and the viewer to the wiki?If it's possible, I'd like to put proper credits first to the html files but you can try with the files I uploaded.

Just for curiosity any news obtaining the 40010 schematic or the other ics?


@gerald was working on it. No easy task, so please be patient  ;)

Offline Gryzor

  • Administrator
  • 6128 Plus
  • *****
  • Posts: 14.153
  • Country: gr
  • CPC-Wiki maintainer
    • CPCWiki
  • Liked: 2348
Re: Gate array decapped!
« Reply #126 on: 14:32, 13 September 16 »
Hey mate,


I don't seem to have that email, this is the first time I hear about Deep Zoom :D But... are we talking about the 1.4GB file? I think it's a bit too much, though if enough people are interested I'll upload it to the server; not through the wiki though.

Offline gerald

  • Supporter
  • 6128 Plus
  • *
  • Posts: 1.202
  • Liked: 854
Re: Gate array decapped!
« Reply #127 on: 18:54, 13 September 16 »
@gerald was working on it. No easy task, so please be patient  ;)
Most of the job is done. I just need to check it against real HW.
Preliminary schematic attached.
I have VHDL code ongoing, but in standby for the last 2 weeks.

Offline Duke

  • Supporter
  • 6128 Plus
  • *
  • Posts: 685
  • Country: dk
    • spinpoint.org
  • Liked: 618
Re: Gate array decapped!
« Reply #128 on: 19:35, 13 September 16 »
Impressive work @gerald . And thanks @robcfg for the images.

Offline Arnaud

  • Supporter
  • 464 Plus
  • *
  • Posts: 301
  • Country: fr
  • Liked: 183
Re: Gate array decapped!
« Reply #129 on: 19:53, 13 September 16 »
Most of the job is done. I just need to check it against real HW.
Preliminary schematic attached.
I have VHDL code ongoing, but in standby for the last 2 weeks.

You can directly translate the electronic shematic in VHDL ?
It's rather different from FPGAmstrad which is an adaptation of java emulation with Javacpc or it's finally the same "code" ?