Changes

FPGAmstrad

35 bytes added, 16:23, 20 July 2011
/* Schematics */
My clock take 4 wires, in fact it exists a clock sequence [[#Clock_sequence]] (during 1 z80 tic, I do several things)
RAM is done for being dump, comparable to JavaCPC snapshoots.
----
1,200
edits