Changes

ASIC

150 bytes added, 13:20, 13 August 2023
/* External Links */
*PPI emulation is not correct as the original 8255 does not need validation. On ASIC emulation, this validation is needed so some programs written for "old CPCs" will not be able to get keyboard state.
*Z80 IM2 mode is bugged. In this mode, the Z80 I register gives the high word for vector table. ASIC gives the low word from IVR and the devices that generate interrupt (raster and DMAs channels). ASIC generates sometimes may generate a bad values and the raster interrupt routine is called instead of DMA0 routine. The reasons if the Z80 is running particular portions of this bug are not knownmemory. See [[Plus Vectored Interrupt Bug]] for more details.
*There is a conflict between programmable interrupts and some CRTC settings (line screen split). That will cause the RAM refresh to stop and the memory content will be quickly corrupted causing machine crash.
==External Links==
*[http://en.wikipedia.org/wiki/Application-specific_integrated_circuit ASIC at Wikipedia]General information on ASICs. 
*[http://www.cpctech.org.uk/docs/arn5new.html Asic and Plus features at Unofficial CPC ressources 1.4]
*[http://www.cpctech.org.uk/docs/arnold5a.html Asic and Plus features at Unofficial CPC ressources 1.5]
*[http://www.cpctech.org.uk/docs/cpcplus.html Extra Plus Hardware Information]
*[http://quasar.cpcscene.net/doku.php?id=assem:asic Quasar ASIC documentation (in french)]
[[Category:CPC Plus|*]][[Category:Electronic Component]][[Category:Programming]][[Category:Datasheet]][[Category:Graphic]]
[[Category:Stub]][[Category:CPC Internal Components]]
5,125
edits