File:Z80-halt.png|HALT Exit
</gallery>
Since opcode fetches require the memory to respond faster than normal read/write cycles do, some machines (like the MSX) have an externally-inserted wait state only on M1 cycles. [https://forums.nesdev.org/viewtopic.php?p=177987#p177987 Source]
<br>