Changes

Jump to: navigation, search

PAL16L8

23 bytes added, 13:21, 18 March 2022
Added link to pin-out
== See also ==
For RAM banking settings see Register 3 of the [[Gate_Array|Gate Array]] (Note that no settings are stored in the gate array, but the PAL and gate array share an I/O port address). [[Gate Array and ASIC Pin-Outs]]
[[Category:Datasheet]]
7
edits