Changes

Jump to: navigation, search

FPGAmstrad

1 byte added, 14:26, 18 September 2017
/* Some bad instruction timing analyses */
===== Some bad instruction timing analyses =====
Based on [[http://www.winape.net/ WinAPE>download>Plus test>plustest.dsk]] testbench, mapped using [[http://clrhome.org/table/ Z80 instruction set - ClrHome]], instruction described then in [[http://www.zilog.com/docs/z80/um0080.pdf Z80 doc]], against [[http://www.winape.net/ WinAPE]] passing testbench timing.
{| class="wikitable"
|-
1,200
edits