no edit summary
+1
no edit summary
+4
no edit summary
-1
no edit summary
+1
no edit summary
+42
no edit summary
+7
no edit summary
+1
no edit summary
+66
no edit summary
+12
no edit summary
+222
no edit summary
+27
no edit summary
+14
no edit summary
+9
no edit summary
+1
no edit summary
+1
no edit summary
+3
no edit summary
+2
no edit summary
+1
no edit summary
no edit summary
+3
no edit summary
+1
no edit summary
-1
Created page with "FPGA (field-programmable gate array) This is a reprogrammable ASIC chip. You know what a "truth table" is ? Here a example :<br /> '''XOR''' truth table : A B | C 0 0 | 0..."
no edit summary
+8
no edit summary
+1
no edit summary
-6
no edit summary
-2
Created page with "VHDL (very high-level description language) This is an electronic language having electronic behaviour. You can implement what you want numerical electronic schematics (you c..."
no edit summary
+17
no edit summary
+28
no edit summary
+200
no edit summary
no edit summary
+95
no edit summary
+10
no edit summary
+33
no edit summary
+8
no edit summary
+8
no edit summary
+28
Created page with "Pulse Width Modulation, is a DAC (Digital Analog Convertor) Using a entry clock, you output a signal 0v or 5v in order to result an average fix value between 0v and 5v, for sa..."
PWM
+16
no edit summary
-19
no edit summary
+117
no edit summary
+4
no edit summary
+7
no edit summary
-12
no edit summary
+6
no edit summary
+21,891
no edit summary
-34
Created page with "Ym2149 chip created by MikeJ in VHDL, compatible with Xilinx and Altera. Not published, original version (coming from FPGAmstrad NEXYS4 v0 backup), just a very little patched..."
Created page with "Z80 chip created by MikeJ in VHDL, compatible with Xilinx and Altera. Published as an opencores project : http://opencores.org/project,t80 But last version of T80 chip source..."