Changes

PAL16L8

103 bytes added, 18:44, 12 May 2024
/* PAL MMR register */
== PAL MMR register ==
This register controls how the extended RAM is banked into the CPU address space. It doesn't affect the video display at all as the Gate Array can only access the Base 64k page of RAM.
{|{{Prettytable|width: 700px; font-size: 2em;}}
12,789
edits