Difference between revisions of "Schneiderware V/24 Interface"

From CPCWiki - THE Amstrad CPC encyclopedia!
Jump to: navigation, search
(Created page with "The Schneiderware V/24 Interface is a RS232 Interface, published by german magazine CPC Schneider International as part of their Schneiderware DIY series. The pla...")
 
Line 10: Line 10:
 
|Address (default) || Address (alternate) || Usage
 
|Address (default) || Address (alternate) || Usage
 
|-
 
|-
|F9E0h || F9E2h || Schneiderware V/24 8251 USART Data
+
|F9E0h || F9E2h || Schneiderware V/24 [[8251 USART chip]] Data
 
|-
 
|-
|F9E1h || F9E3h || Schneiderware V/24 8251 USART Control
+
|F9E1h || F9E3h || Schneiderware V/24 [[8251 USART chip]] Control
 
|-
 
|-
|F9ECh || F9E8h || Schneiderware V/24 8253 Timer 0 (TX clock)
+
|F9ECh || F9E8h || Schneiderware V/24 [[8253 chip]] Timer 0 (TX clock)
 
|-
 
|-
|F9EDh || F9E9h || Schneiderware V/24 8253 Timer 1 (RX clock)
+
|F9EDh || F9E9h || Schneiderware V/24 [[8253 chip]] Timer 1 (RX clock)
 
|-
 
|-
|F9EEh || F9EAh || Schneiderware V/24 8253 Timer 2 (unused)
+
|F9EEh || F9EAh || Schneiderware V/24 [[8253 chip]] Timer 2 (unused)
 
|-
 
|-
|F9EFh || F9EBh || Schneiderware V/24 8253 Timer Control<br>Note: Timer clock input is jumper select-able: 2MHz (default), or 1MHz
+
|F9EFh || F9EBh || Schneiderware V/24 [[8253 chip]] Timer Control<br>Note: Timer clock input is jumper select-able: 2MHz (default), or 1MHz
 
|-
 
|-
 
|}
 
|}

Revision as of 09:39, 30 September 2010

The Schneiderware V/24 Interface is a RS232 Interface, published by german magazine CPC Schneider International as part of their Schneiderware DIY series. The plain PCB, or the fully assembled board were also available via mail-order.

The ECB Bus connector of the board is intended to be plugged into the Schneiderware Basisplatine, but it could be also wired directly to the CPCs Expansion Port. The V/24 board additionally requires a Schneiderware Power Supply (or another external power supply with +12V/-12V).

  • Schneiderware #3 V/24 (RS232 Interface) (8/1986 pages 70-77, plus correction from 9/1986 page 80)

I/O Ports

Address (default) Address (alternate) Usage
F9E0h F9E2h Schneiderware V/24 8251 USART chip Data
F9E1h F9E3h Schneiderware V/24 8251 USART chip Control
F9ECh F9E8h Schneiderware V/24 8253 chip Timer 0 (TX clock)
F9EDh F9E9h Schneiderware V/24 8253 chip Timer 1 (RX clock)
F9EEh F9EAh Schneiderware V/24 8253 chip Timer 2 (unused)
F9EFh F9EBh Schneiderware V/24 8253 chip Timer Control
Note: Timer clock input is jumper select-able: 2MHz (default), or 1MHz

Pictures