Changes
MOS 6502
,/* Pipelining */
== Pipelining ==
Each instruction follows a rigid sequence of steps, with no ability to fetch the next instruction while executing the current one. This means that the CPU cannot prefetch opcodes or operands ahead of time in the way a pipelined architecture would.